0

I have designed PLL using ADF4106 and VCO. I have taken references from CN0290.

I am able to get the desired output from the design, but there are other unwanted peaks in the output.

I have designed loop filter using the ADSimmPll tool from Analog Devices.

How can I reduce these spurs/unwanted peaks from the output.

enter image description here

enter image description here

enter image description here

enter image description here

enter image description here